

In the claims:

For the Examiner's convenience, all pending claims are presented below with changes shown.

1. (Currently Amended) A computer system comprising:
a central processing unit (CPU); and
a cache memory, coupled to the CPU, including:
a main cache having a plurality of cache lines, each of the plurality of
cache lines being compressible to form compressed cache lines to store additional
data; and
a plurality of storage pools to hold a segment of the additional data for a
compressed cache line; and
a cache controller having compression logic to form the compressed cache line by
combining a retrieved cache line having a first address comprising a first companion bit
value with a companion cache line having the first address comprising a second
companion bit value if the companion cache line is resident in the cache memory.

2. (Original) The computer system of claim 1 wherein each of the plurality of
storage pools include a plurality of fixed width storage fields.

3. (Original) The computer system of claim 1 wherein the plurality of cache
lines are included within a plurality of sets.

4. (Original) The computer system of claim 3 wherein a storage pool is
allocated to each of the plurality of sets.

1 5. (Original) The computer system of claim 4 wherein an indicator is associated
2 with each storage field of a storage pool to indicate a line within one of the plurality of
3 sets to which a storage field is assigned.

1 6. (Previously Presented) The computer system of claim 3 wherein multiple
2 storage fields within each storage pool is allocated a line within one of the plurality of
3 sets.

1 7. (Original) The computer system of claim 6 wherein each storage field
2 mapped to one of the plurality of sets is sorted according to a logical ordering.

1 8. (Original) The computer system of claim 3 wherein a storage pool is shared
2 by two or more of the plurality of sets.

1 9. (Original) The computer system of claim 8 wherein an indicator is associated
2 with each line of a storage pool to indicate which of the plurality of sets to which a
3 storage field is assigned.

1 10. (Original) The computer system of claim 1 further comprising a cache
2 controller coupled to the cache memory.

1 11. (Original) The computer system of claim 10 wherein the cache controller
2 accesses the cache lines and storage pools in parallel.

1 12. (Original) The computer system of claim 11 wherein accessing the cache
2 lines and storage pools in parallel comprises the cache controller simultaneously
3 dispatching set bits to the cache lines and storage pools.

1 13. (Previously Presented) The computer system of claim ~~10~~ 11 wherein the
2 cache controller accesses the cache lines and storage pools serially.

1 14. (Original) The computer system of claim 3 wherein a storage pool is shared
2 by all of the plurality of sets.

1 15. (Currently Amended) A cache memory comprising:
2 main cache having a plurality of cache lines, each of the plurality of cache
3 lines being compressible to form compressed cache lines to store additional data,
4 wherein a cache line is compressed by combining a retrieved cache line having a
5 first address comprising a first companion bit value with a companion cache line
6 having the first address comprising a second companion bit value if the companion
7 cache line is resident in the cache memory; and
8 a plurality of storage pools to hold a segment of the additional data for a
9 compressed cache line.

1 16. (Original) The cache memory of claim 15 wherein each of the plurality of
2 storage pools include a plurality of fixed width storage fields.

1 17. (Original) The cache memory of claim 15 wherein the plurality of cache lines
2 are included within a plurality of sets.

1 18. (Original) The cache memory of claim 17 wherein a storage pool is allocated
2 to each of the plurality of sets.

1 19. (Original) The cache memory of claim 18 wherein an indicator is associated
2 with each storage field of a storage pool to indicate a line within one of the plurality of
3 sets to which a storage field is assigned.

1 20. (Original) The cache memory of claim 17 wherein multiple storage fields
2 within each storage pool is allocated a line within one of the plurality of sets.

1 21. (Original) The cache memory of claim 17 wherein a storage pool is shared by
2 two or more of the plurality of sets.

1 22. (Original) The cache memory of claim 21 wherein an indicator is associated
2 with each line of a storage pool to indicate which of the plurality of sets to which a
3 storage field is assigned.

1 23. (Original) The cache memory of claim 17 wherein a storage pool is shared by
2 all of the plurality of sets.

1 24. (Currently Amended) A method comprising:
2 compressing one or more of a plurality of cache lines to form one or more
3 compressed cache lines to store additional data by:
4 combining a retrieved cache line having a first address comprising a first
5 companion bit value with a companion cache line having the first address

6 comprising a second companion bit value if the companion cache line is resident
7 in a main cache; and
8 storing a component of the data in one or more of a plurality of storage
9 pools.

1 25. (Original) The method of claim 24 wherein the plurality of cache lines are
2 included within a plurality of sets.

1 26. (Original) The method of claim 25 further comprising allocating a storage
2 pool to each of the plurality of sets.

1 27. (Original) The method of claim 26 further comprising associating an
2 indicator with each storage field of a storage pool to indicate a line within one of the
3 plurality of sets to which a storage field is assigned.

1 28. (Original) The method of claim 25 further comprising allocating a storage
2 pool to a line within one of the plurality of sets.

1 29. (Original) The method of claim 28 further comprising mapping each storage
2 field to one of the plurality of sets.

1 30. (Original) The method of claim 29 further comprising associating an
2 indicator with each line of a storage pool to indicate which of the plurality of sets to
3 which a storage field is assigned.

1 31. (Currently Amended) A computer system comprising:

2 a central processing unit (CPU); and

3 a cache memory, coupled to the CPU, including:

4 main cache having a plurality of cache lines, each of the plurality of cache
5 lines being compressible to form compressed cache lines to store additional data;

6 and

7 a plurality of storage pools to hold a segment of the additional data for a
8 compressed cache line; and

9 a main memory device coupled to the CPU; and

10 a cache controller having compression logic to form the compressed cache line by

11 combining a retrieved cache line having a first address comprising a first companion

12 bit value with a companion cache line having the first address comprising a second

13 companion bit value if the companion cache line is resident in the cache memory.

1 32. (Original) The computer system of claim 31 wherein each of the plurality of
2 storage pools include a plurality of fixed width storage fields.

1 33. (Original) The computer system of claim 31 wherein the plurality of cache
2 lines are included within a plurality of sets.